



FORMAL MODELING AND VERIFICATION FOR TIMING PREDICTABILITY

Mathieu Jan, Mihail Asavoae, Belgacem Ben Hedia

ERTS 2020
Toulouse

Outline of the talk

■ Motivations and goals

- Timing anomalies in Worst-Case Timing Reasoning
- An example of a timing anomaly
- Detection of timing anomalies and related work

■ Formal modeling language


■ Case study: anomalies in out-of-order architectures

- Pipeline and software models
- Acquire/release logic of functional units
- Evaluation

■ Conclusions and future work

Timing Reasoning


- **Safety-critical systems need to satisfy strong timing constraints**
 - Timing reasoning in worst-case style in order to compute safe and tight timing bounds! → WCET analysis
 - Requires inputs from Hardware + Software = System



WCET analysis assumptions

■ Properties to simplify WCET analysis

- Timing predictability: follow only local worst-case behaviors
- Timing compositionality: compose local timing contributions



■ Most existing WCET analysis tools

- Simply assume both properties!
- Known to be incorrect

ECRTS18, ...

block, and thereby include the blocks before classified as NC. Note that we assume that the processor does not exhibit timing anomalies. We leave that investigation to future work.


Timing anomalies

■ What is a timing anomaly?

- A non-monotonic temporal behavior
- Multiprocessor scheduling, Richard's anomalies (1966-76)

■ In the context of processor hardware (RTSS 1999)

- Supposed to be present only in out-of-order architectures
 - Shown to be present in in-order architectures (2002-2005)
 - Resource Allocation Condition (RAC): necessary condition for a timing anomaly
- First formal definition in WCET 2006




Types of timing anomalies

Counter-intuitive

- A local fast execution slows down an overall global execution
- Available in the scheduling accesses of functional units


$$\Delta_1 > \Delta_2 \wedge ET_1 < ET_2$$



Amplification

- A local variation leads to a larger variation
- Available in a in-order pipeline accessing in FCFS a bus arbiter

$$\Delta_g > \Delta_l$$



Timing anomalies: an example

■ Acquire/release of functional units in a pipeline

- Out-of-order
- Scheduling timing anomalies

Program




Architecture



Execution constraints:

A - {FU1}	A - {1, 3}	A - {}
B - {FU2}	B - {3}	B - {A}
C - {FU2}	C - {3}	C - {}
D - {FU1}	D - {3}	D - {C}


Executions




Detection of anomalies: build or check?

■ Goal: code-specific detection of timing anomalies

- Build (code-independent) suffers from obvious complexity and scalability issues [DDECS 2006]
- Mitigation possibilities (reduction)



Contributions



■ Counter-intuitive timing anomalies

- Over in-order pipeline [WCET2018] using TLA+
- Over out-of-order pipeline [ERTS2020] using TLA+

Microsoft®
Research

■ Amplification timing anomalies

- A set of predictable pipelines [ASP-DAC2020] using UCLID

 **Berkeley**
UNIVERSITY OF CALIFORNIA

Formal modeling language: TLA+

- **“TLA+ is a language for modeling software above the code level and hardware above the circuit level” - L. Lamport**
- **TLA+ models a system as a set of behaviors (sequences of states) describing all the possible executions**
 - An initial condition *Init*, to specify the possible starting states
 - A next-state relation *Trans*, to specify all possible pairs of successive states (e.g. $x' = x + 1$)


$$\text{Spec} == \text{Init} \wedge [] [\text{Trans}]_{\text{vars}}$$

- Predicate logic
- Modeling checking (TLC) support

out-of-order
6-stages,
dual-issue
pipeline

MODULE **BUFF** with interface *Set* and *Reset*

MODULE **FU** with interface *Acquire* and *Release*




■ Full specification of the EX stage

- Acquire / release of functional units
- Cycle-accurate and deterministic

■ Instruction representation

- Program counter
- Set of functional units
- Set of data dependencies
- Set of instruction timing variation (latencies)



■ Choose latencies

$$\begin{aligned} & \wedge \neg \text{emptyISS} \wedge \text{emptyFU1} \\ & \wedge \text{isInstrRdyFU1} \wedge \neg \text{isInstrRdyFU2} \end{aligned}$$

$$\wedge \text{condAcquireFU1}$$

$$\wedge \text{IF } \text{twoIns}$$

$$\begin{aligned} & \text{THEN } \exists w1 \in \text{code.currIns}[1].\text{lat} : \\ & \quad \exists w2 \in \text{code.currIns}[2].\text{lat} : \\ & \quad \text{IF}' = \text{update2IF} (\text{IF}, \text{code.currIns}[1], w1, \text{code.currIns}[2], w2) \\ & \text{ELSE } \text{IF}' = \text{resetIF} (\text{IF}) \end{aligned}$$

$$\dots$$

$$\wedge \text{EX}' = [\text{EX } \text{EXCEPT!.fu1} = \text{FU1!Acquire}(\text{ISS.rs_f1}[1].\text{instr}, \text{currCycle})]$$

■ Tomasulo algorithm

- Data dependencies resolution are sent over specific bus


$$\begin{aligned} &\wedge \text{IF } \text{Cardinality}(\text{allDependsF2}(_EX.fu1.instr.pc)) > 0 \\ &\quad \text{THEN } \forall i \in \text{allDependsF2}(_EX.fu1.instr.pc) : \\ &\quad \quad _ISS' = [_ISS \text{ EXCEPT! } rs_f2[i].instr.dep = @ \setminus \{ _EX.fu1.instr.pc \}] \\ &\quad \text{ELSE } _ISS' = \text{updateISS}(_ISS) \\ \hline &\wedge _EX' = [_EX \text{ EXCEPT! } fu1 = FU1!Release] \\ \hline &\wedge _MEM' = [_MEM \text{ EXCEPT! } buff[1] = MBUFF!Set(_EX.fu1.instr, \\ &\quad \quad \quad _EX.fu1.instr.lat)] \end{aligned}$$

- When no more dependencies \rightarrow update ISS

Verification: property overview & results

$Spec == Init \wedge \Box Trans_{\langle State \rangle}$




$State = \langle \text{Hardware}, \text{Software} \rangle$



- Detection of timing anomalies with TLC model-checker (LTL property)

$$Prop == \Box \neg (\Delta_1 > \Delta_2 \wedge ET_1 < ET_2)$$

- Modified program shown to be proved without timing anomalies



Conclusion and on-going work

- **Extension of our automatic detection of timing anomalies for out-of-order architectures**
 - Counter-intuitive scheduling timing anomalies
 - Formal modeling in TLA+
 - Verification with TLC: LTL property
- **Combine with the detection of amplification timing anomalies**
- **Automatically build abstract formal HW models from HDL languages**