




Critical Applications
on Predictable High-Performance
Computing Architectures

Accounting for interferences in the design of Time-Triggered Applications

Antoine FERLIN, Eric Jenn, Marc Kaufmann


ERTS 2020

Zero Execution Time (ZET)




$$et = 0$$

Logical Execution Time (LET)



$$et = T$$

Bounded Execution Time (BET)



$$0 < et < T$$




Reading input

Writing output

et Execution time


Time-Triggered =
LET with event triggered by
real-time


- Asterios : Time-triggered paradigm




- Difficulty :
 - Time-budget evaluation of each task

- Software : TwIRTe
- Hardware : T1040







- Detection of memory interferences




- Scheduling extraction
 - RSF computed by Asterios
 - Focus on the repetitive part



task periods : 100 ms
ethernet tasks : 200 ms
hyper period (lcm) : 200 ms

- Estimating the number of memory accesses
 - On the targeted hardware using a probe
 - **On a virtual platform using VLab**




- Worst case of memory access (WCMA)?
 - Could be deduced from measure using Extreme Value Theory (EVT)
 - MBPTA : Measurement Based Probabilistic Timing Analysis
 - Adaptable to obtain WCMA instead of WCET

- Memory interference when
 - Two tasks are executed simultaneously
 - Tasks require simultaneously memory access
 - Data Request (Read, Write)
 - Instruction Request (Read)
- Memory interference generates delays during HP:



$$WCMAD(\tau) = \underbrace{\max_{j \in J(\tau)} (delay(j))}_{\text{Worst delay}} \times \underbrace{\frac{HP}{P(\tau)}}_{\text{Number of Job during HP} = ||J(\tau)||}$$


$$delay(j) = \sum_{j' \in \text{conflict}(j)} \underbrace{RD_{core(j')}}_{\text{Delay of one request [13]}} \times \underbrace{WCMAD(j')}_{\text{Worst Number of requests}}$$

- CPU cache not taken into account




Conflicts





Hardware
model
+
Software
model




Two channels
on two cores

One channel
on one core

BRAMI VS PLATFORM ARCHITECT

• BRaMI vs Platform Architect


- BRaMI results close to Platform Architect results



Platform Architect vs BRaMI

• Singularity

- Ethernet initial budget over-estimated
- Model granularity to be enhanced



- Achievements :
 - Detection of interference and estimation of their impact
 - BRaMI model and computation of delay
 - Extraction of task characteristics using VLab
 - Using Platform Architect to compare results
 - First experiments using TwIRTEE use case
- Remaining Work :
 - Validate our model against targeted hardware
 - Accounting for CPU caches
 - Improve memory access profile



Merci de votre attention

© IRT AESE "Saint Exupéry" - All rights reserved Confidential and proprietary document. This document and all information contained herein is the sole property of IRT AESE "Saint Exupéry". No intellectual property rights are granted by the delivery of this document or the disclosure of its content. This document shall not be reproduced or disclosed to a third party without the express written consent of IRT AESE "Saint Exupéry". This document and its content shall not be used for any purpose other than that for which it is supplied. IRT AESE "Saint Exupéry" and its logo are registered trademarks.