

Critical Applications on Predictable High-Performance Computing Architectures

Accounting for interferences in the design of Time-Triggered Applications

Antoine FERLIN, Eric Jenn, Marc Kaufmann

ERTS 2020





et

03/02/2020

INTRODUCTION





CONTEXT : ASTERIOS



• Time-budget evaluation of each task

• Difficulty :

03/02/2020



CONTEXT : USE CASE

- Software : TwIRTee
- Hardware : T1040





03/02/2020



OVERVIEW







• Detection of memory interferences







• Scheduling extraction

- RSF computed by Asterios
 - Focus on the repetitive part









- Estimating the number of memory accesses
 - On the targeted hardware using a probe
 - On a virtual platform using VLab



- Worst case of memory access (WCMA)?
 - Could be deduced from measure using Extreme Value Theory (EVT)
 - MBPTA : Measurement Based Probabilistic Timing Analysis
 - Adaptable to obtain WCMA instead of WCET





- Memory interference when
 - Two tasks are executed simultaneously
 - Tasks require simultaneously memory access
 - Data Request (Read, Write)
 - Instruction Request (Read)
- Memory interference generates delays during HP:



• $WCMAD(\tau) = \max_{j \in J(\tau)} (delay(j)) \times \frac{HP}{P(\tau)}$ Worst delay Number of Job during HP = $||J(\tau)||$ • $delay(j) = \sum_{j' \in \text{conflict}(j)} \frac{RD_{core}(j')}{Delay of one} \times \frac{WCMA(j')}{Worst Number of}$ request [13] Vorst Number of requests

CPU cache not taken into account

03/02/2020

[13] H. Kim, D. de Niz, B. Anderson, M. Klein, O. Mutlu and R. Rajkumar, Bounding and reducing memory interference in COTS-based multi-core systems, Real-Time Syst. Vol. 52, no. 3, pp. 356-395, May 2016











"Saint Exupéry" - Al rights

SAINT EXUPERY



PLATFORM ARCHITECT





BRAMI VS PLATFORM ARCHITECT

- **BRaMI vs Platform Architect**
 - BRaMI results close to Platform Architect results





- AINT EXUPERY
 - Achievements :
 - Detection of interference and estimation of their impact
 - BRaMI model and computation of delay
 - Extraction of task characteristics using VLab
 - Using Platform Architect to compare results
 - First experiments using TwIRTee use case

• Remaining Work :

- Validate our model against targeted hardware
- Accounting for CPU caches
- Improve memory access profile



Merci de votre attention

© IRT AESE "Saint Exupéry" - All rights reserved Confidential and proprietary document. This document and all information contained herein is the sole property of IRT AESE "Saint Exupéry". No intellectual property rights are granted by the delivery of this document or the disclosure of its content. This document shall not be reproduced or disclosed to a third party without the express written consent of IRT AESE "Saint Exupéry". This document and its content shall not be used for any purpose other than that for which it is supplied. IRT AESE "Saint Exupéry" and its logo are registered trademarks.

03/02/2020